ask.vlsi.pro
CTS | Ask VLSI Pro
http://ask.vlsi.pro/cts
Laquo; Back to VLSI Pro. On Mar 26, 2014 in VLSI. I have few questions on CTS. A How tool decides the max latency and what are the deciding factors? And how it decide that it’s optimum/reasonable. B If there is a huge skew in the tree, whats the procedure to reduce it? Apart from adding the delay to the one has min latency. Was this answer helpful? How does it decide what’s optimal/reasonable? 8211; There are several ways you can control this:. A If local skew is huge between sinks that are placed closel...
ask.vlsi.pro
ring oscillator PUF | Ask VLSI Pro
http://ask.vlsi.pro/ring-oscillator-puf
Laquo; Back to VLSI Pro. On Feb 13, 2014 in Physical. I have do my project in physical design. I choose my base paper as ring oscillator PUF. In that paper i have doubts like…. 1 How this ring oscillator generate unclonable bit? 2 what is the relation between ring oscillator and PUF? 3 How can we told the output is an unclonable bit? I have do my project in physical design. I choose my base paper as ring oscillator PUF. In that paper i have doubts like. 1 How this ring oscillator generate unclonable bit?
elguapodc.blogspot.com
El Guapo in DC: Adios
http://elguapodc.blogspot.com/2007/08/adios.html
El Guapo in DC. I am El Guapo. The most Guapo man in all of DC. Mucho Amor. Tuesday, August 07, 2007. I’ve been mulling something over for quite some time. Mulling. That is not something I do very often. I’m not even sure if I’m using it correctly, but I’ve been mulling. I mull it turns out. I'm not even sure if that's legal. I write this with tears in my eyes, but this is my last blog entry. Thank you for all the comments, e-mails and pictures over the years. You all are amazing. EG, I am at a loss.
itsmyownspace.blogspot.com
Ruminations..: My Pandora Box
http://itsmyownspace.blogspot.com/2008/01/pandora-box.html
Scribblings of a vagrant soul. Thursday, January 31, 2008. First, a box full of ' manjadikkuru. And 'kunnikkuru'(abrus seeds). As a small kid, these colorful little seeds really fascinated me and I just loved collecting them. The main source for this collection was Guruvayoor temple. There is a big vessel where these seeds are kept and children are made to play with it. It is supposed to make the children naughty just like Srikrishna. I also have a small collection of coins. This was when my 'phone k...
itsmyownspace.blogspot.com
Ruminations..: A hate post!!
http://itsmyownspace.blogspot.com/2008/06/hate-post.html
Scribblings of a vagrant soul. Sunday, June 29, 2008. 1) People who do not respect others time. I always try to be on time whenever I have an appointment or meeting and most of the time I end up waiting for others to turn up! 2) Fanatics. irrational people. 3) People who 'uses' others to get what they want. 4) "Delicate darlings"/ People who 'act' childish. Sometimes I try to put some sense into their head, but it's of no use. Here also I choose to ignore and try to be in some other meaningful company.
myphotoattempts.blogspot.com
Vignette: My new Toy!!
http://myphotoattempts.blogspot.com/2009/06/my-new-toy.html
My desperate attempts to stop a moment from running away. Monday, June 1, 2009. June 1, 2009 at 5:06 PM. Enjoy the music :). June 1, 2009 at 5:27 PM. Sajan June 1, 2009 at 6:06 PM. You can give me your old Ipod now :). June 2, 2009 at 7:26 PM. Anonymous June 3, 2009 at 2:13 PM. I guess you got this gift also because of your personality! June 5, 2009 at 8:14 PM. October 11, 2009 at 11:10 PM. Some of them are really good. Cm Shakeer(ഗ്രാമീണം). November 12, 2009 at 3:25 AM. Subscribe to: Post Comments (Atom).
ask.vlsi.pro
What are tie-high and tie-low cells and where it is used? | Ask VLSI Pro
http://ask.vlsi.pro/what-are-tie-high-and-tie-low-cells-and-where-it-is-used
Laquo; Back to VLSI Pro. What are tie-high and tie-low cells and where it is used? What are tie-high and tie-low cells and where it is used? On Nov 20, 2013 in Physical. Why is it recommended to use tie-cells instead of connecting the pins to VDD/VSS? This has the disadvantage of taking up more space in a high utilization design. This solution has been deemed correct by the post author. Now why do you use them? Was this answer helpful? Thanq for sharing ur knowledge here. Was this answer helpful?
ask.vlsi.pro
Is OCV applied to bothe Data paths and Clock paths? | Ask VLSI Pro
http://ask.vlsi.pro/is-ocv-applied-to-bothe-data-paths-and-clock-paths
Laquo; Back to VLSI Pro. Is OCV applied to bothe Data paths and Clock paths? Is OCV applied to bothe Data paths and Clock paths? Posted by Charan Teja. On Mar 5, 2014 in VLSI. Is OCV applied to bothe Data paths and Clock paths? And is it for Interconnects also? Generally How much % of derate is applied? How do they generate these Derates? Yes, OCV can be applied to data paths and clock paths separately. Set timing derate -late 1.1. Set timing derate -late -clock 0.95. Was this answer helpful? Required fi...
ask.vlsi.pro
Clock Skew with NAND and NOR gates | Ask VLSI Pro
http://ask.vlsi.pro/clock-skew-with-nand-and-nor-gates
Laquo; Back to VLSI Pro. Clock Skew with NAND and NOR gates. Clock Skew with NAND and NOR gates. On Feb 7, 2014 in Physical. I am doing my project in title NBTI induced clock skew reduction in clock trees and i am referring IEEE paper Skew management of NBTI impacted gated clock trees . I need to know how to reduce the clock skew, by using NAND and NOR gates. In this paper they mentioned NAND and NOR gate usage. Can u please give me a solution. This solution has been deemed correct by the post author.
